If outputs of general-purpose CMOS logic conflict, is the IC affected?
As for a 3 state output product, ICs may be deteriorated if they are used for a long time with both outputs in the enabled status. Design such that outputs do not become enable at the same time.
[Figure: Output conflict in a 3 state output product]